\*\*\* Running vivado

with args -log State\_Machine.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source State\_Machine.tcl

\*\*\*\*\*\* Vivado v2017.4 (64-bit)

\*\*\*\* SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017

\*\*\*\* IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017

\*\* Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source State\_Machine.tcl -notrace

Command: synth\_design -top State\_Machine -part xc7z020clg484-1 -fsm\_extraction gray

Starting synth\_design

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'

INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'

INFO: Launching helper process for spawning children vivado processes

INFO: Helper process launched with PID 4220

---------------------------------------------------------------------------------

Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 386.738 ; gain = 97.293

---------------------------------------------------------------------------------

INFO: [Synth 8-638] synthesizing module 'State\_Machine' [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/sources\_1/new/eight\_bit\_LFSR.vhd:45]

WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/sources\_1/new/eight\_bit\_LFSR.vhd:140]

WARNING: [Synth 8-614] signal 'srone\_output' is read in the process but is not in the sensitivity list [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/sources\_1/new/eight\_bit\_LFSR.vhd:140]

WARNING: [Synth 8-614] signal 'Less' is read in the process but is not in the sensitivity list [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/sources\_1/new/eight\_bit\_LFSR.vhd:140]

WARNING: [Synth 8-614] signal 'GrEq' is read in the process but is not in the sensitivity list [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/sources\_1/new/eight\_bit\_LFSR.vhd:140]

WARNING: [Synth 8-614] signal 'srtwo\_output' is read in the process but is not in the sensitivity list [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/sources\_1/new/eight\_bit\_LFSR.vhd:140]

INFO: [Synth 8-256] done synthesizing module 'State\_Machine' (1#1) [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/sources\_1/new/eight\_bit\_LFSR.vhd:45]

---------------------------------------------------------------------------------

Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 439.504 ; gain = 150.059

---------------------------------------------------------------------------------

Report Check Netlist:

+------+------------------+-------+---------+-------+------------------+

| |Item |Errors |Warnings |Status |Description |

+------+------------------+-------+---------+-------+------------------+

|1 |multi\_driven\_nets | 0| 0|Passed |Multi driven nets |

+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------

Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 439.504 ; gain = 150.059

---------------------------------------------------------------------------------

INFO: [Device 21-403] Loading part xc7z020clg484-1

INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints

Initializing timing engine

Parsing XDC File [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc]

WARNING: [Vivado 12-584] No ports matched 'oled\_dc'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:40]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:40]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'oled\_res'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:41]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:41]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'oled\_sclk'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:42]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:42]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'oled\_sdin'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:43]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:43]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'oled\_vbat'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:44]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:44]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'oled\_vdd'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:45]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:45]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'hdmi\_cec'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:49]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:49]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'hdmi\_clk\_n'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:50]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:50]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'hdmi\_clk\_p'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:51]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:51]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'hdmi\_d\_n[0]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:52]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:52]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'hdmi\_d\_p[0]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:53]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:53]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'hdmi\_d\_n[1]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:54]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:54]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'hdmi\_d\_p[1]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:55]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:55]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'hdmi\_d\_n[2]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:56]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:56]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'hdmi\_d\_p[2]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:57]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:57]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'hdmi\_hpd'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:58]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:58]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'hdmi\_out\_en'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:59]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:59]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'hdmi\_scl'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:60]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:60]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'hdmi\_sda'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:61]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:61]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'vga\_b[0]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:65]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:65]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'vga\_b[1]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:66]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:66]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'vga\_b[2]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:67]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:67]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'vga\_b[3]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:68]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:68]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'vga\_b[4]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:69]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:69]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'vga\_g[0]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:70]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:70]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'vga\_g[1]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:71]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:71]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'vga\_g[2]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:72]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:72]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'vga\_g[3]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:73]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:73]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'vga\_g[4]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:74]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:74]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'vga\_g[5]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:75]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:75]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'vga\_hs'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:76]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:76]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'vga\_r[0]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:77]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:77]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'vga\_r[1]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:78]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:78]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'vga\_r[2]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:79]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:79]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'vga\_r[3]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:80]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:80]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'vga\_r[4]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:81]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:81]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'vga\_vs'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:82]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:82]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'ac\_bclk'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:86]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:86]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'ac\_mclk'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:87]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:87]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'ac\_muten'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:88]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:88]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'ac\_pbdat'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:89]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:89]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'ac\_pblrc'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:90]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:90]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'ac\_recdat'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:91]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:91]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'ac\_reclrc'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:92]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:92]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'ac\_scl'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:93]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:93]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'ac\_sda'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:94]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:94]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'ps2\_clk[0]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:98]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:98]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'ps2\_clk[1]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:99]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:99]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'ps2\_data[0]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:100]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:100]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'ps2\_data[1]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:101]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:101]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'uart\_rxd\_out'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:105]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:105]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'uart\_txd\_in'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:106]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:106]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'sseg\_an[0]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:110]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:110]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'sseg\_an[1]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:111]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:111]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'sseg\_an[2]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:112]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:112]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'sseg\_an[3]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:113]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:113]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'sseg\_ca'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:114]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:114]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'sseg\_cb'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:115]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:115]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'sseg\_cc'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:116]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:116]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'sseg\_cd'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:117]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:117]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'sseg\_ce'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:118]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:118]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'sseg\_cf'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:119]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:119]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'sseg\_cg'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:120]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:120]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'sseg\_dp'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:121]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:121]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_b[0]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:125]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:125]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_b[1]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:126]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:126]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_b[2]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:127]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:127]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_b[3]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:128]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:128]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_b[4]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:129]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:129]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_b[5]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:130]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:130]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_b[6]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:131]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:131]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_b[7]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:132]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:132]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_dclk'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:133]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:133]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_de'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:134]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:134]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_disp'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:135]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:135]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_g[0]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:136]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:136]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_g[1]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:137]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:137]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_g[2]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:138]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:138]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_g[3]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:139]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:139]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_g[4]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:140]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:140]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_g[5]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:141]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:141]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_g[6]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:142]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:142]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_g[7]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:143]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:143]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_hs'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:144]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:144]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_r[0]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:145]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:145]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_r[1]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:146]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:146]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_r[2]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:147]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:147]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_r[3]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:148]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:148]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_r[4]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:149]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:149]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_r[5]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:150]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:150]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_r[6]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:151]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:151]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_r[7]'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:152]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:152]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tft\_vs'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:153]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:153]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tp\_irq'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:154]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:154]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tp\_res'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:155]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:155]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tp\_sck'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:156]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:156]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'tp\_sda'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:157]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:157]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'bck\_dim'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:161]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:161]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'adc\_cs'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:165]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:165]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

WARNING: [Vivado 12-584] No ports matched 'adc\_sclk'. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:166]

INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set\_msg\_config to change the current settings. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:166]

CRITICAL WARNING: [Common 17-55] 'set\_property' expects at least one object. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc:166]

Resolution: If [get\_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

Finished Parsing XDC File [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc]

INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/constrs\_1/new/Master\_ICD.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/State\_Machine\_propImpl.xdc].

Resolution: To avoid this warning, move constraints listed in [.Xil/State\_Machine\_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used\_in\_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.

Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:

No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 790.258 ; gain = 0.000

---------------------------------------------------------------------------------

Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 790.258 ; gain = 500.813

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Loading Part and Timing Information

---------------------------------------------------------------------------------

Loading part: xc7z020clg484-1

---------------------------------------------------------------------------------

Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 790.258 ; gain = 500.813

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Applying 'set\_property' XDC Constraints

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished applying 'set\_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 790.258 ; gain = 500.813

---------------------------------------------------------------------------------

INFO: [Synth 8-802] inferred FSM for state register 'Present\_State\_reg' in module 'State\_Machine'

INFO: [Synth 8-5544] ROM "Next\_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)

INFO: [Synth 8-5544] ROM "Next\_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)

INFO: [Synth 8-5544] ROM "Next\_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)

WARNING: [Synth 8-6014] Unused sequential element counter\_reg was removed. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/sources\_1/new/eight\_bit\_LFSR.vhd:79]

WARNING: [Synth 8-327] inferring latch for variable 'GuessLED\_reg' [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/sources\_1/new/eight\_bit\_LFSR.vhd:148]

---------------------------------------------------------------------------------------------------

State | New Encoding | Previous Encoding

---------------------------------------------------------------------------------------------------

idle | 000 | 000

load\_values | 001 | 001

guess\_state | 011 | 010

winorlose\_state | 010 | 011

win | 111 | 100

lose | 110 | 101

backto\_state | 100 | 110

---------------------------------------------------------------------------------------------------

INFO: [Synth 8-3354] encoded FSM with state register 'Present\_State\_reg' using encoding 'gray' in module 'State\_Machine'

WARNING: [Synth 8-327] inferring latch for variable 'FSM\_gray\_Next\_State\_reg' [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/sources\_1/new/eight\_bit\_LFSR.vhd:70]

WARNING: [Synth 8-327] inferring latch for variable 'WinLED\_reg' [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/sources\_1/new/eight\_bit\_LFSR.vhd:146]

WARNING: [Synth 8-327] inferring latch for variable 'LoseLED\_reg' [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/sources\_1/new/eight\_bit\_LFSR.vhd:147]

WARNING: [Synth 8-327] inferring latch for variable 'NumberLED\_reg' [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/sources\_1/new/eight\_bit\_LFSR.vhd:149]

WARNING: [Synth 8-327] inferring latch for variable 'reset\_counter\_reg' [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/sources\_1/new/eight\_bit\_LFSR.vhd:100]

---------------------------------------------------------------------------------

Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 790.258 ; gain = 500.813

---------------------------------------------------------------------------------

Report RTL Partitions:

+-+--------------+------------+----------+

| |RTL Partition |Replication |Instances |

+-+--------------+------------+----------+

+-+--------------+------------+----------+

---------------------------------------------------------------------------------

Start RTL Component Statistics

---------------------------------------------------------------------------------

Detailed RTL Component Info :

+---Adders :

2 Input 4 Bit Adders := 1

+---XORs :

2 Input 1 Bit XORs := 2

+---Registers :

8 Bit Registers := 1

4 Bit Registers := 3

1 Bit Registers := 2

+---Muxes :

2 Input 8 Bit Muxes := 1

7 Input 4 Bit Muxes := 1

7 Input 3 Bit Muxes := 1

13 Input 3 Bit Muxes := 1

2 Input 1 Bit Muxes := 3

4 Input 1 Bit Muxes := 1

7 Input 1 Bit Muxes := 10

---------------------------------------------------------------------------------

Finished RTL Component Statistics

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start RTL Hierarchical Component Statistics

---------------------------------------------------------------------------------

Hierarchical RTL Component report

Module State\_Machine

Detailed RTL Component Info :

+---Adders :

2 Input 4 Bit Adders := 1

+---XORs :

2 Input 1 Bit XORs := 2

+---Registers :

8 Bit Registers := 1

4 Bit Registers := 3

1 Bit Registers := 2

+---Muxes :

2 Input 8 Bit Muxes := 1

7 Input 4 Bit Muxes := 1

7 Input 3 Bit Muxes := 1

13 Input 3 Bit Muxes := 1

2 Input 1 Bit Muxes := 3

4 Input 1 Bit Muxes := 1

7 Input 1 Bit Muxes := 10

---------------------------------------------------------------------------------

Finished RTL Hierarchical Component Statistics

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Part Resource Summary

---------------------------------------------------------------------------------

Part Resources:

DSPs: 220 (col length:60)

BRAMs: 280 (col length: RAMB18 60 RAMB36 30)

---------------------------------------------------------------------------------

Finished Part Resource Summary

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Cross Boundary and Area Optimization

---------------------------------------------------------------------------------

WARNING: [Synth 8-6014] Unused sequential element counter\_reg was removed. [C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/sources\_1/new/eight\_bit\_LFSR.vhd:79]

---------------------------------------------------------------------------------

Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 790.258 ; gain = 500.813

---------------------------------------------------------------------------------

Report RTL Partitions:

+-+--------------+------------+----------+

| |RTL Partition |Replication |Instances |

+-+--------------+------------+----------+

+-+--------------+------------+----------+

---------------------------------------------------------------------------------

Start Applying XDC Timing Constraints

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 797.742 ; gain = 508.297

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Timing Optimization

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 797.891 ; gain = 508.445

---------------------------------------------------------------------------------

Report RTL Partitions:

+-+--------------+------------+----------+

| |RTL Partition |Replication |Instances |

+-+--------------+------------+----------+

+-+--------------+------------+----------+

---------------------------------------------------------------------------------

Start Technology Mapping

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 816.949 ; gain = 527.504

---------------------------------------------------------------------------------

Report RTL Partitions:

+-+--------------+------------+----------+

| |RTL Partition |Replication |Instances |

+-+--------------+------------+----------+

+-+--------------+------------+----------+

---------------------------------------------------------------------------------

Start IO Insertion

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Flattening Before IO Insertion

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Flattening Before IO Insertion

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Final Netlist Cleanup

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Final Netlist Cleanup

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 816.949 ; gain = 527.504

---------------------------------------------------------------------------------

Report Check Netlist:

+------+------------------+-------+---------+-------+------------------+

| |Item |Errors |Warnings |Status |Description |

+------+------------------+-------+---------+-------+------------------+

|1 |multi\_driven\_nets | 0| 0|Passed |Multi driven nets |

+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------

Start Renaming Generated Instances

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 816.949 ; gain = 527.504

---------------------------------------------------------------------------------

Report RTL Partitions:

+-+--------------+------------+----------+

| |RTL Partition |Replication |Instances |

+-+--------------+------------+----------+

+-+--------------+------------+----------+

---------------------------------------------------------------------------------

Start Rebuilding User Hierarchy

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 816.949 ; gain = 527.504

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Renaming Generated Ports

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 816.949 ; gain = 527.504

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Handling Custom Attributes

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 816.949 ; gain = 527.504

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Renaming Generated Nets

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 816.949 ; gain = 527.504

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Writing Synthesis Report

---------------------------------------------------------------------------------

Report BlackBoxes:

+-+--------------+----------+

| |BlackBox name |Instances |

+-+--------------+----------+

+-+--------------+----------+

Report Cell Usage:

+------+-----+------+

| |Cell |Count |

+------+-----+------+

|1 |BUFG | 1|

|2 |LUT1 | 2|

|3 |LUT2 | 8|

|4 |LUT3 | 14|

|5 |LUT4 | 4|

|6 |LUT5 | 5|

|7 |LUT6 | 4|

|8 |FDCE | 24|

|9 |FDPE | 1|

|10 |LD | 11|

|11 |IBUF | 12|

|12 |OBUF | 7|

+------+-----+------+

Report Instance Areas:

+------+---------+-------+------+

| |Instance |Module |Cells |

+------+---------+-------+------+

|1 |top | | 93|

+------+---------+-------+------+

---------------------------------------------------------------------------------

Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 816.949 ; gain = 527.504

---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.

Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 01:37:49 . Memory (MB): peak = 816.949 ; gain = 176.750

Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 01:37:57 . Memory (MB): peak = 816.949 ; gain = 527.504

INFO: [Project 1-571] Translating synthesized netlist

INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement

INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds

INFO: [Project 1-570] Preparing netlist for logic optimization

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

INFO: [Project 1-111] Unisim Transformation Summary:

A total of 11 instances were transformed.

LD => LDCE: 11 instances

INFO: [Common 17-83] Releasing license: Synthesis

20 Infos, 113 Warnings, 100 Critical Warnings and 0 Errors encountered.

synth\_design completed successfully

synth\_design: Time (s): cpu = 00:00:32 ; elapsed = 01:38:01 . Memory (MB): peak = 819.984 ; gain = 543.445

INFO: [Common 17-1381] The checkpoint 'C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.runs/Gray\_Encoding/State\_Machine.dcp' has been generated.

INFO: [runtcl-4] Executing : report\_utilization -file State\_Machine\_utilization\_synth.rpt -pb State\_Machine\_utilization\_synth.pb

report\_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 819.984 ; gain = 0.000

INFO: [Common 17-206] Exiting Vivado at Thu Mar 28 01:10:36 2019...